A Multifunctional Polymer-Graphene Thin-Film Transistor with Tunable Transport Regimes

T. Mosciatti, S. Haar, F. Liscio, A. Ciesielski, E. Orgiu, and P. Samori

1 ISIS & icFRC, Université de Strasbourg & CNRS, 8 allée Gaspard Monge, 67000 Strasbourg, France
2 Istituto per la Microelettronica e Microsistemi (IMM)- CNR, liscio@bo.imm.cnr.it

The modern electronics industry is continuously searching for novel materials and processing methods that could lead to devices based on new physical concepts, paving the way toward the exploitation of unprecedented properties. Among these novel materials, graphene has certainly garnered a great deal of attention. Graphene is constituted by a single layer of covalently tethered carbon atoms arranged in a honeycomb lattice; it is a zero band gap semiconductor exhibiting extraordinary electronic properties. To become a golden component for the electronic industry, two greatest challenges need to be addressed: (i) developing methods that can be up-scaled for mass production of high quality graphene, and (ii) opening a band gap to “switch off” graphene devices and thus make them suitable for logic application [1]. On the one hand, liquid-phase exfoliation of graphite into graphene is emerging as a suitable up-scalable method for the production of high quality graphene[2]. On the other hand, different strategies have been proposed in order to open a band gap in graphene such as the production of reduced graphene oxide [3] or graphene nanoribbons [4]. A different way of employing graphene for electronics relies on the use of hybrid solutions that combine graphene with suitable molecules to enable reciprocal modification of the component properties, e.g., via tailoring of interfaces or blending. Graphene/inorganic devices were proposed for different ferroelectric and semiconductors applications or as excellent option for radio frequency transistors that do not need high $I_{on}/I_{off}$ ratio. Liquid-phase exfoliated graphene (LPE-G) in the presence of suitable molecules was successfully used as a bi-component graphene/organic hybrid active layer for tuning the transport in thin-film transistors[5]. A well explored way to address this approach relies on the use of a blend of graphene and an organic or polymeric semiconductor, although blends exhibit mayor downsides like phase segregation, graphene random aggregation, crystallinity loss in the semiconductor matrix and very poor control over graphene deposition.

Here we describe a novel strategy for fabricating a multifunctional polymeric-graphene thin-film transistor (PG-TFT) that relies on solution processing of semiconducting polymers on the top of solution processed graphene nanoscale patches having thermally tunable ionization energy (IE). This graphene's energy level engineering resulting in a broad range of IEs makes it possible to modulate the electronic interactions between the LPE-G and the semiconducting polymer. In this work, we focused our attention on two exemplary cases, i.e., LPE-G with an IE laying either inside or outside the band gap of either a p- or an n-type polymer active layer. When the IE is outside the polymer band gap one obtains tunable device's working regimes, which depend on the surface coverage. In particular, it was possible to adjust the transport in the bi-component film from semiconducting to truly conductive, i.e., exhibiting no gate modulation. The control over the IE of deposited LPE-G interacting with the polymer makes it possible also to operate the three-terminal device as a memory element without the need of depositing a further dielectric interlayer as previously reported in literature. Noteworthy, the approach has been tested with both n- and p-type polymer semiconductor demonstrating that this novel and general working mechanism is viable for both hole and electron transport [6-7].

References


[7] This research was supported by the European Commission through the Graphene Flagship (GA-604391), the Marie-Curie ITN GENIUS (PITN-GA-2010-264694) and the FET project UPGRADE (project no. 309056), the ANR through the LabEx project NIE, and the International Center for Frontier Research in Chemistry (icFRC).

Figure 1: Scheme of the device geometry showing the polymer thin film deposited on the top of LPE-G lying on the SiO₂ dielectric surface, and the top gold electrodes (on the left). Effect of the thermal annealing on the corresponding energy scheme of LPE-G, with respect to the two polymeric semiconductors HOMO/LUMO levels as measured by ambient photoelectron spectroscopy (on the right).